A simple dynamic element matching (DEM) scheme for sampled data systems is presented. The scheme is suitable for Switch-Capacitor (SC) or Switch-Current circuits. The DEM scheme eliminates the mirror spectral image around +/-Fs/4, where Fs is the sampling frequency, while generally introducing a more benign self-image. The scheme is suitable for quadrature SC Band-Pass (BP) Σ∆ modulators with a centre frequency at Fs/4 or -Fs/4, where it can minimize the quantization noise mirror image and where the signal mirror image can be suppressed. Furthermore, a quadrature mismatch noise shaping method that can be used with this DEM scheme is introduced.
INTRODUCTION
A quadrature BP Σ∆ modulator can provide a larger SNR than a pair of real BP Σ∆ modulators of similar complexity [1] , [2] , but it suffers from path mismatch which causes both signals and quantization noise in the mirror image band to alias into the desired signal band, thus degrading the SNDR of the converter. Section 2 presents a simple DEM scheme to compensate for path mismatch that is suitable for single bit quadrature Σ∆ modulators. The DEM scheme reduces the amount of mirror image band quantization noise aliased in the signal band. It also removes the mirror signal image alias, at the expense of introducing a self-image component. A particular SC topology that suppresses both the mirror image alias and the self-image component is identified. In section 3, an extension of this technique to multibit converters is introduced. Finally, in section 4 the effectiveness of the scheme is illustrated with behavioural simulations.
DEM SCHEME
To illustrate the effect of path mismatch, let's consider a unity gain complex path with a mismatch coefficient δ ( Fig.1 a) . Its output is readily found as: *
where * indicates conjugation. If X(f) is the Fourier transform of x(n), then X(-f)* is the Fourier transform of its conjugate x(n)*. The mismatch introduces, therefore, a noise floor which has the power spectral envelope of X(f) mirrored around f=0 and scaled by the mismatch coefficient δ . This is particularly undesirable for a quadrature BP Σ∆ modulator with a centre frequency at +Fs/4. The ideal shaped quantization noise has very little power (a deep notch) at +Fs/4, but very strong components at -Fs/4. As shown by (1), mismatch mirrors some of the power of the quantization noise from -Fs/4 to Fs/4 filling the notch, as shown in Fig.4 . In a sampled data system, a simple scheme which dynamically matches the real and imaginary paths consists of alternating each channel element between both paths. This can be implemented using swappers. Fig. 1b ) shows the gain element with mismatch of Fig.1 a) preceded and followed by swappers. n ϕ is the sampling clock. For clock cycle index n even, the swappers are just a through connection, (that is the real input of a swapper is connected to its real output, and its imaginary input is connected to its imaginary output), while for clock cycle index n odd a swapper connects its real input to its imaginary output, and its imaginary input to its real output. This results in the following input-output relationship for the system of Fig. 1b 
(2) The multiplication with (-1) n is equivalent to mixing with a cosine at a frequency Fs/2, which frequency shifts the mismatch introduced noise by +/-Fs/2. This property can be used to mitigate the impact of the quantization noise mirror image in a quadrature BP Σ∆ modulator centred at Fs/4. Let's consider the case where x(n) is shaped quantization noise with a notch at Fs/4 and strong components at -Fs/4. Then the power spectrum of x(n)* has very little power at -Fs/4 (a deep notch) and by frequency shifting it by +/-Fs/2 this notch is moved back to the wanted frequency of Fs/4. The above DEM scheme has been applied to the 2 nd order quadrature BP Σ∆ modulator of Fig. 2 resulting in the modulator topology of Fig. 3 using a two step procedure. First, every unity gain G block with potential mismatch has been inserted between two swappers. Second, the following functional identities have been used to reduce the number of swappers: a) the cascade of two swappers driven by in phase clocks is equivalent to a straight connection; b) the cascade of two swappers driven by opposite phase clocks is equivalent to a constantly swapped connection; c) a swapper can be moved across an ideal delay element by inverting its clock phase; d) a swapper in front of an ideal j multiplier can be moved after the j multiplier inserting a block that performs a sign inversion when the swapper clock is high. We notice that j multipliers can be implemented without error in differential systems. Fig.3 where all the mismatch coefficients have been set to 1%, while everything else is kept ideal. The DEM scheme results in a significant SNR improvement. The residual mismatch mirrored noise that still fills the notch is caused by second order effects. It is shown to decrease considerably as the order m of the Σ∆ Fig.4 : output spectrum, ideal, w/wo DEM and predicted. modulator increases, according to:
where Q N is the power spectral density (PSD) of the quantization noise, QR N is the PSD of the residual aliased quantization noise, yi δ and ui δ are respectively the mismatch coefficients of the feed-back branch and of the
ϕ branch between the summing junction and the unit delay of integrator i. Equation (3) was derived using a small perturbation analysis and has been used for the predicted noise floor (horizontal straight line) of Fig. 4 .
While in the modulator topology of Fig. 3 the loop filter deals only with quantization noise, the input branches connecting the input signal to the two summing junctions operate only on the input signal itself. Any error introduced at the summing junction in front of the quantizer is attenuated by the gain of the loop filter, and can be neglected (it causes the small self-image of Fig.4 ).
On the other hand, any error introduced at the input summing junction appears unattenuated at the output of the modulator. It can be shown that with a complex input signal of the form
is introduced when applying the DEM scheme of Fig.1b) , where in δ is the mismatch coefficient of the input branch. This is a self-image of the signal attenuated by in δ .
The feed-back DACs process both signal and quantization noise. Considering first the quantization noise, since the DACs process shaped quantization noise, the DEM scheme is very effective and it renders the mismatch of the DACs harmless. On the other hand, the DACs gain mismatch coefficient DAC δ does contribute to the signal selfimage component. Taking into account both the mismatch coefficient in δ of the input branch and the DACs gain mismatch coefficient DAC δ , the attenuation S α of the signal self-image is given by:
For many applications, an attenuation of 25 dB is sufficient and this is easily achieved. Furthermore, equation (4) suggests that the self-image component can be completely eliminated when in δ is equal to DAC δ . This is possible in SC implementation, by using the same capacitors for sampling the input and the DAC reference, which is also advantageous in term of kT/C noise.
EXTENSION TO MULTIBIT QUANTIZER
Though the topology of Fig. 3 can be implemented with single bit quantizers, it is desirable to use multibit quantizers in order to reduce the dynamic range requirements of the loop filter. Unfortunately, using a multibit quantizer poses stringent linearity specifications on the feed-back DACs. For low-pass (LP) Σ∆ modulators, this is normally addressed with mismatch noise shaping techniques [3] . In practice, a noise shaping scheme is implemented adding an Element Selection Logic (ESL) block in front of the DAC [3] . The ESL selects the DAC elements in such a way that the energy of the mismatch noise is moved away from the signal bandwidth. For every clock cycle n, DAC R introduces an error e msmR (n), which is given by the sum of the Ri ε of the elements selected to produce its output. Similarly, DAC I introduces an error e msmI (n) which is given by the sum of the Ii ε of the elements selected to produce its output.
From the above discussion it follows that the ESL and the DACs can be modelled as in fig. 5b ). It can be shown that the power spectral density of mismatch noise e(n) at the output of the DAC of Fig. 6 . The darkened elements are the ones selected to generate the current output. It can be observed that for DAC R, the elements of row 1,2,5,6,9,10 and so on are selected sequentially in a rotational fashion where the first unit element follows the last one. Also the elements of DAC R corresponding to row 3,4,7,8 and so on are selected sequentially in a rotational fashion, though following an independent sequence. Similarly, by analysing the selection pattern of the DAC I elements it can be concluded that these too are selected in a rotational fashion according to two independent sequences. However, now the elements corresponding to row 1,4,5,8,9 and so on belong to a first rotational sequence, and the elements corresponding to rows 2,3,6,7 and so on belong to the second rotational sequence. This scheme is essentially an extension to the complex case of the data weighted averaging technique and results in a first order shaping of the quantization noise.
SIMULATION RESULTS
The 2 nd order Σ∆ complex modulator of Fig.3 with 3 bit quantizers employing the mismatch noise shaping selection scheme previously described in section 3 has been simulated with Simulink. Fig. 7 shows an SNR histogram for 100 Monte Carlo simulations, where all the mismatch coefficients and the mismatch errors in the unit elements of the feed-back DACs are normally distributed with a standard deviation of 1%. The input is set to 80% of the full scale of the quantizers. Although this is far worse than a 1% matching, Fig. 7 shows that for an oversampling ratio (OSR) of 128 an SNR in excess of 88dB can be achieved for all the samples. A CMOS implementation of the ideas in this paper is in preparation and will be reported elsewhere.
CONCLUSION
A new topology for multibit quadrature BP Σ∆ modulators which is robust against mismatch has been introduced and validated with behavioral simulations. 
